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SUMMARY 
The design, implementation, and verification of the flight control soft- 
ware used in the F-S DFBW program are discussed. Since the DFBW utilizes an 
Apollo computer and hardware, the procedures, controls, and basic management 
techniques employed are based on those developed for the Apollo software sys- 
tem. Program Assembly Control, simulator configuration control, erasable- 
memory load generation, change procedures and anomaly reporting are discussed. 
The primary verification tools-the all-digital simulator, the hybrid simula- 
tor, and the Iron Bird simulator-are described, as well as the program test 
plans and their implementation on the various simulators. Failure-effects 
analysis and the creation of special failure-generating software for testing 
purposes are described. The quality of the end product is evidenced by the F-8 
DFBW flight test program in which 42 flights, totaling 58 hours of flight time, 
were successfully made without any DFCS inflight software, or hardware, fail- 
ures or surprises. 
INTRODUCTION 
From early 1971, CSDL participated in Phase 1 of the Digital Fly-by-Wire 
program being administered by NASA Flight Research Center (NASA/FRC). Overall 
program effort was directed toward a series of demonstration Fly-by-Wire (FBW) 
aircraft flights. A triply redundant Analog Fly-by-Wire (AFBW) Backup Control 
System (BCS), employing a simple open-loop control algorithm, is coupled with 
the primary flight control system to provide the two-fail-operate/fail-safe 
reliability necessary for severing mechanical linkages. 
Fly-by-Wire (DFBW) Primary Control System (PCS) has both software and hardware 
failure-detection capability in the digital computer. There are also indepen- 
dent monitoring and failure-detection modules operating on PCS control com- 
mands, power supplies, pilot input devices, and other critical areas. Finally, 
there is the capability for pilot-initiated downmoding to BCS via several inde- 
pendent paths. There are seven selectable PCS flight control modes available. 
Three Direct (DIR) modes consist of pilot stick/pedal plus trim applied directly 
to the control surfaces. 
porate body-axis angular rates (and lateral acceleration) as feedback variables. 
The Command Augmented System (CAS) mode is basically pitch SAS with normal 
acceleration feedback and forward-loop integral bypass. The only BCS mode, 
Direct, is also selectable by axis. 
The simplex Digital 
Three Stability Augmented System (SAS) modes incor- 
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The first Fly-by-Wire flight was made on 25 May 1972, in the high per- 
formance F-86 fighter assigned to the DFBW program. 
made in PCS/DIR. Basic performance and handling qualities were demonstrated 
at several flight conditions, both in BCS and PCS/DIR. Closed-loop PCS/YAS was 
first flown on 18 August 1972 with subsequent flights building toward full sys- 
tem capability. The demonstration flight test program continued through late 
1973. 
Takeoff and landing were 
The CSDL role in theF-8DFBW program has been directed at the PCS soft- 
ware, hardware, and peripherals. Specific tasks have been: the hardware de- 
sign, development, and testing of the uplink and downlink converters, the PIPA 
Simulator, and the Gimbal Angle Simulator; and software design, implementation, 
and verification of the NASA/FRC three-axis Primary Control System algorithms; 
the functional design, software design, production, and verification of the 
mode and gain change routines, miscellaneous ground test programs, and open- 
loop inflight earth-rate torquing routine; the interface design including 
failure analysis; simulation support; the review and verification of preflight 
erasable loads. 
The F-8 DFBW System 
Aircraft-The F-8C Crusader, a carrier-based U.S,Navy fighter of mid-50's 
vintage, is a high-performance single-seat aircraft capable of Mach 1.8 flight 
at altitudes of 60,000 feet. NASA/FRC obtained several surplus aircraft of the 
F-8 series. Two of them are involved in the F-8 DFBW program, one as the flight 
article and one as the Iron Bird Simulator test article. Figure 1 depicts the 
F-3C aircraft, showing the physical distribution of key F-8 DFBW hardware. De- 
scriptions of the hardware are given in Table l and Table 2. 
Digital System--The digital computer used by the PCS is the general pur- 
pose Apollo/LM Guidance Computer (LGC). An Apollo Inertial Measurement Unit 
(IN) provides attitude angles, angular rates, and linear accelerations for 
feedback control. 
it possessed a demonstrated reliability and flexibility. Moreover, surplus LM 
hardware was available from cancelled Apollo missions. 
software and hardware specialists were also available, for software and systems 
integration tasks, at CSDL and Delco Electronics. A functioning Operating Sys- 
tem software existed for the LGC, in addition to the supporting facilities of 
the powerful Assembler software, the All-Digital Simulator, and two hardware- 
integrated simulators at CSDL. Starting with this framework meant that a signi- 
ficant portion of the development task was already completed. There were some 
disadvantages, the most significant being the July 1972 scheduled shutdown of 
the core-rope manufacturing facilities for the LGC fixed memory. Another dis- 
advantage, although not recognized immediately, was that the F-8C performance 
envelope exceeded the design capabilities of some Apollo hardware items. This 
influenced the digital flight control system (DFCS) performance, and required 
a reduced performance envelope, which, while less than F-8C capabilities, was 
nevertheless acceptable fbr an experimental digital fly-by-wire testbed. 
Major considerations for using the Apollo hardware were that 
Experienced teams of 
94 
Computer--The LGC con ta ins  two d i s t i n c t  memories, f i x e d  and e r a s a b l e ,  as 
w e l l  as hardware l o g i c  c i r c u i t s .  The f ixed  memory is  s t o r e d  i n  a w i r e  b r a i d  
which is manufactured and i n s t a l l e d  i n  t h e  computer. 
changed a f t e r  manufacture and i t  can only be read by t h e  computer, 
con ta ins  36,864 words of memory grouped i n t o  36 banks. 
b i t s  of information, p lus  a p a r i t y  b i t ,  The e r a s a b l e  memory makes u s e  of fer- 
r i t e  co res  which can be both read and changed. 
divided i n t o  8 banks. 
up t o  o r  during a mission, and is  a l s o  used f o r  temporary s t o r a g e  by t h e  pro- 
grams operat ing i n  t h e  computer. The memory c y c l e  t i m e  (MCT) i n  t h e  LGC is  
11.7 us. Most s ing le -p rec i s ion  i n s t r u c t i o n s  are completed i n  two MCTs; most 
double-precision machine i n s t r u c t i o n s  are completed i n  t h r e e  MCTs. 
This  memory cannot be  
Fixed memory 
Each word con ta ins  15 
It c o n s i s t s  of 2048 words 
Erasable memory is  used t o  s t o r e  such d a t a  as may change 
SOFTWARE DEVELOPMENT 
The sof tware c o n t r o l  procedures employed f o r  F-8 DFBW s e l e c t i v e l y  fol low 
those developed and success fu l ly  appl ied during the  generat ion of sof tware pro- 
gram assemblies f o r  t h e  Apollo command and l u n a r  module computers. A continua- 
t i o n  of u se fu l  procedures,  made necessary because t h e  F-8C uses  t h e  s a m e  Apollo 
hardware, and d e s i r a b l e  because of schedule l i m i t a t i o n s ,  w a s  e a s i l y  imposed by 
t h e  CSDL personnel  connectedwith F -8 , a l l  of whom were c o n t r i b u t o r s  t o  t h e  
Apollo e f f o r t .  The l imi t ed  scope of F-8dic ta ted  some changes i n  procedure, bu t  
t h e s e  w e r e  b a s i c a l l y  s i m p l i f i c a t i o n s  commensurate with t h e  level of e f f o r t .  
Af t e r  a l l ,  approximately 400 man-months/month were expended i n  Apollo by CSDL 
programming and engineering groups j u s t  p r i o r  t o  the  f i r s t  l una r  landing,  while  
F-8 DFBW peaked a t  about 9 man-months/month. The c r i t i c a l  t i m e  span w a s  from 
Control Law S p e c i f i c a t i o n  d e l i v e r y  i n  March of 1971 u n t i l  program release f o r  
fixed-memory core-rope manufacture i n  mid-December of 1971. Since t h a t  d a t e ,  
CSDL has supported P r e f l i g h t  Erasable  Load generat ion,  f a i l u r e  a n a l y s i s ,  pre- 
f l i g h t  procedure preparat ion,  and Erasable Memory Program development and 
v e r i f i c a t i o n .  The t imely development and e x c e l l e n t  f l i g h t - t e s t  performance of 
DFBW software a t tes t  t o  t h e  e f f e c t i v e n e s s  of t h e  c o n t r o l  procedures employed. 
It is worth emphasizing t h a t  w e  now have more modern sof tware techniques,  bu t  
t h a t  Phase1 of F-8 DFBWwas a b a s i c  evaluat ion program, and u t i l i z e d  off-the- 
s h e l f  sof tware as w e l l  as hardware. Approximately 85 man-months and 95 hours 
of IBM 360/74 computer t i m e  w e r e  required f o r  t h e  Phase 1 software design,  
implementation, and v e r i f i c a t i o n  t a sks .  The F-8 chronology i s  shown i n  Fig. 2.  
Operational Software 
The o p e r a t i o n a l  software for  F-8 DFBWconsists of two b a s i c  c a t e g o r i e s :  
t h e  DFCS Program Assembly, and t h e  P r e f l i g h t  Erasable Load Assembly. I n  t h e  
f i n i s h e d  product,  t he  DFCS Program Assembly i s  embodied i n  t h e  core  rope and 
comprises the  computer's f i x e d  memory. 
and i s  e f f e c t i v e l y  a breadboard a u t o p i l o t  i n  t h a t  the s t r u c t u r e  is  i n v a r i a n t  
while  most parameter values and switch words are v a r i a b l e .  For F-8 DFBW, t h e r e  
i s  only one f i n a l  Program Assembly, from which the  f l i g h t  rope and an i d e n t i c a l  
A t  t h i s  s t a g e ,  i t  has  become hardware 
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spa re  are manufactured, 
t ape  and comprises the  computer's I n i t i a l  Data Load, The t a p e ,  KSTART, con- 
t a i n s  parameter values  and switch s e t t i n g s  required by t h e  program, and the  
computer receives i t  as a p a r t  of each power-up sequence. A new P r e f l i g h t  
Erasable Load Assembly is  made whenever a f l i g h t  test  r e q u i r e s  new parameter 
values.  To ensu re  t h e  high degree of r e l i a b i l i t y  and s a f e t y  t h a t  is  necessary 
f o r  man-rated f l i g h t  sof tware,  both assembly processes are c a r e f u l l y  con t ro l l ed .  
The P r e f l i g h t  Erasable Load Assembly is  embodied i n  a 
Program Assembly 
The Program Assembly has  two main f u n c t i o n a l  areas: Systems and Appli- 
ca t ions .  Grouped under Systems are Executive, Restart, and Service.  Applica- 
t i o n s  covers F l i g h t  Control,  and Miscellaneous. The Executive code includes 
t h e  p r i o r i t y  job-queue processor ,  t he  t i m e  task-queue processor ,  t h e  t i m e -  
dependent i n t e r r u p t  processor,  t h e  idle- job rou t ine .  The Restart code inc ludes  
t h e  hardware restart i n t e r r u p t  processor,  computer i n i t i a l i z a t i o n  rou t ine ,  t h e  
program alarm processor,  t h e  restar t -group phase-control rou t ines .  The Ser- 
vice code i n c l u d e s  the l i s t -p rocess ing  i n t e r p r e t e r ,  t h e  IMU monitor, t h e  com- 
p u t e r  s e l f - t e s t  r o u t i n e s ,  t h e  man-machine i n t e r f a c e  r o u t i n e s ,  t h e  i n t e r r u p t  
processors.  The F l i g h t  Control code inc ludes  t h e  a u t o p i l o t  i n i t i a l i z a t i o n  
rou t ine ,  t h e  mainline processor ,  t h e  f i l t e r  pushdown and wrap-up processor ,  
t h e  input  d i s c r e t e  processor ,  t h e  Mode and Gain change processor,  t h e  body 
t ransformation ma t r ix  processor .  The miscellaneous code includes t h e  ground 
test programs, and special-purpose a p p l i c a t i o n s  rou t ines .  
I n  several areas, t h e  f l i g h t  c o n t r o l  requirements and the LGC character-  
i s t i c s  posed i n t e r e s t i n g  problems. Some of t h e s e  are s ing led  out .  
Duty Cyle--Early i n  t h e  development process it became clear t h a t  t h e  
F l i g h t  Control system would create a r e l a t i v e l y  high duty cyc le  i n  t h e  LGC due 
t o  several causes:  LGC i n s t r u c t i o n  t i m e  (24  p s / i n s t r ) ,  t h e  f l i g h t  c o n t r o l  
sample period (30 ms) and t h e  general ized n a t u r e  of t h e  c o n t r o l  system. Since 
t h e  e n t i r e  LGC is  devoted t o  the  DFCS, words of code could be t raded f o r  in- 
creased t i m e  e f f i c i e n c y  wherever possible;  t h a t  is, code is designed f o r  
minimum execut ion t i m e  r a t h e r  than f o r  minimum s to rage .  T i m e  savings are a l s o  
r e a l i z e d  f o r  c o n t r o l  parameters, where combinable mul t ip l e  parameters are re- 
placed by an equivalent  s i n g l e  parameter i n  a working r e g i s t e r ,  whose value i s  
generated only once by program i n i t i a l i z a t i o n .  
Restart Protection-A hardware restart i s  a s p e c i a l  i n t e r r u p t  t h a t  t akes  
precedence over  a l l  o the r  i n t e r r u p t s ,  and t h a t  cannot be inh ib i t ed .  The hard- 
ware restart is t r igge red  by c i r c u i t r y  i n  event of s e l e c t e d  computer malfunc- 
t i o n s .  On completion of t h e  restart, a l l  output  channel d i s c r e t e s  are c l ea red ,  
and computer c o n t r o l  is t r a n s f e r r e d  t o  a s p e c i f i c  memory loca t ion ,  i .e. ,  t o  
t h e  Restart Routine. The Restart software r a p i d l y  r e e s t a b l i s h e s  t h e  channel 
output  i n t e r f a c e s  because F-8C con t ro l  s u r f a c e  commands and t h e  PCS primary- 
enable  s i g n a l s  depend on a v i a b l e  i n t e r f a c e .  The restart software next  r e s t o r e s  
the  program flow by r e e s t a s l i s h i n g  the  job-queue and time-queue, and by causing 
the  program whose execution w a s  i n t e r r u p t e d  t o  resume a t  t h e  la tes t  restart 
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p o i n t ,  
blocks,  such t h a t  a properly r e s t a r t - p r o t e c t e d  program w i l l  reproduce t h e  
same va lues  a f t e r  a restart as be fo re ,  
Restart p o i n t s  are e n t r y  p o i n t s ,  breaking program flow i n t o  s e p a r a t e  
I n  general ,  a r e p e t i t i o n  of code execution i s  involved following a re- 
start because t h e  n a t u r e  of t h e  LGC r e q u i r e s  sof tware recovery procedures. 
However, t he  r e p e t i t i o n  r e q u i r e s  t h a t  s p e c i a l  care be taken during code gen- 
e r a t i o n  t o  avoid c r e a t i n g  s i t u a t i o n s  where a restart w i l l  cause a m u l t i p l e  
update of a v a r i a b l e .  For example, i f  t h e  ope ra t ion  A+B -+ A occurs between 
two restart p o i n t s ,  then A is updated a t  each pass  through t h e  code. Th i s  
v i o l a t e s  t h e  r u l e  t h a t  t h e  va lues  generated by code r e p e t i t i o n  a f t e r  a restart 
must be t h e  s a m e  as before .  
a copy cycle ,  which involves an intermediate  v a r i a b l e  and a n  a d d i t i o n a l  restart 
p o i n t .  
followed by C + A. 
r e p e t i t i o n .  
economy of erasable memory usage although they are expensive i n  t e r m s  of exe- 
cu t ion  t i m e .  
cyc l e s .  
The s i t u a t i o n  of m u l t i p l e  updates i s  avoided by 
For t h e  example w e  have A+B + C ,  followed by t h e  new restart p o i n t ,  
C lea r ly ,  t h e  f i n a l  value of ce l l  A i s  unaffected by code 
Copy cyc le s  are common i n  Apollo code and have t h e  advantage of 
Note t h a t  c e l l  C is  intermediate  and can be used by many copy 
Rather t han  use copy cycles ,F-8 DFBWprefers a method t h a t ,  because of 
t h e  high DFCS duty cycle ,  is  conservat ive of t i m e  but  is  expensive i n  f i x e d  
and e r a s a b l e  memory cel ls ,  doubling the  number. Two f u n c t i o n a l l y  i d e n t i c a l  
s t r i n g s  of code, a J-branch and a K-branch, are required w i t h  processing alter- 
n a t i n g  from one t o  t h e  other .  Two equivalent  sets of e r a s a b l e s  are r equ i r ed ,  
a l s o  J-branch and K-branch. The J-branch code uses  K-branch (pas t  va lue )  
ou tpu t s  p lus  J-branch (present  value)  i n p u t s  t o  compute J-branch (p resen t  
value)  outputs .  No s p e c i a l  copy cyc le s  are r equ i r ed ,  and computations are 
e f f i c i e n t l y  performed. 
dangerously c l o s e  t o  100%. 
p ro tec t ion .  
Copy c y c l e s  would l i k e l y  have pushed DFCS duty cyc le  
It reaches 91% even with t ime-eff ic ient  restart 
I n d i r e c t  T r a n s f e Y A t  s i x t e e n  c r i t i ca l  p o i n t s  i n  F-8 DFBW program flow, 
and a t  one po in t  i n  t h e  downlink program, a c a p a b i l i t y  i s  provided f o r  e r a s a b l e  
i n d i r e c t  t r a n s f e r  of con t ro l .  I n  a p p l i c a t i o n  t h e  program flow of t h e  hardware 
core-rope f i x e d  memory program is  determined by t h e  address  contained i n  a 
s p e c i f i c  e r a s a b l e  ce l l  a t  t h e  t i m e  t h e  ce l l  i s  accessed by t h e  program. 
Erasable  c e l l s  used i n  t h i s  manner f a l l  i n t o  two classes. There is  t h e  class 
of cells  whose c o n t e n t s  ( the  d e s t i n a t i o n  address)  is changed r e g u l a r l y  under 
program con t ro l ,  say every 20 m s  o r  30 m s .  These cells, although e r a s a b l e ,  
form an i n t e g r a l  p a r t  of t h e  core-rope. The second c l a s s  c o n s i s t s  of cells 
whose con ten t s  are i n  general  e s t a b l i s h e d  only once, e i t h e r  by an i n i t i a l i z a -  
t i o n  pass  o r  by t h e  I n i t i a l  Data Load (KSTART t ape ) .  It i s  t h i s  second class 
of e r a s a b l e  c e l l s t h a t  p r o v i d e s t h e  powerful c a p a b i l i t y  of a l t e r i n g  t h e  program 
flow a f t e r  core-rope manufacture by means of Erasable Memory Programs. 
Generalized Fi l ters-Inasmuch as F-8 DFBW i s  a f l y i n g  breadboard, t h e  
The feedback sensor q u a n t i t i e s  are each provided with a general ized f i l t e r .  
f i v e  f i l t e r s ,  t h r e e  f o r  body rates and two f o r  l i n e a r  a c c e l e r a t i o n s ,  a l low 
f l e x i b i l i t y  of f i l t e r  choice: bypass, f i r s t  o r d e r ,  second o rde r ,  and t h i r d  
o rde r .  An a l t e r n a t e  t h i r d  o r d e r  is obtained by cascading t h e  f i r s t  and second 
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orde r  s e c t i o n s  t o  ob ta in  c o n t r o l  over i n d i v i d u a l  po le s  and zeros ,  
c o e f f i c i e n t s  are parameters i n  t h e  KSTART tape .  
times, even i n  BCS/DIR, 
The f i l t e r  
The f i l t e r s  are active a t  a l l  
The computations are divided i n t o  two phases,  t h e  main phase which in- 
corporates  t h e  c u r r e n t  i npu t  with pas t  va lues  t o  update t h e  output ,  and t h e  
pushdown o r  wrap-up phase which updates t h e  o t h e r  f i l t e r  q u a n t i t i e s  i n  prepara- 
t i o n  f o r  t h e  next cycle.  In t h i s  manner t h e  c o n t r o l  s u r f a c e  commands which 
use  t h e  f i l t e r  ou tpu t s  are generated with t h e  s h o r t e s t  delay.  
consuming f i l t e r  wrap-up c a l c u l a t i o n s  are n o t  performed u n t i l  a f t e r  c l o s i n g  
t h e  a i r c r a f t  c o n t r o l  loop, and s o  do no t  c o n t r i b u t e  t o  t h e  delay.  
i s  s i g n i f i c a n t  because the wrap-up can r e p r e s e n t  as much as 92% of t h e  t o t a l  
f i l t e r  load. 
The t i m e -  
The saving 
Gain Chang-anual ga in  changing is provided i n  l i e u  of automatic ga in  
changing as a func t ion  o f ,  say,  dynamic p res su re .  Separate  p i t c h ,  r o l l ,  and 
yaw gain-select  switches on t h e  MAPP, each w i t h  four  p o s i t i o n s ,  comprise t h e  
p i l o t  i n t e r f a c e .  Se lec t ion  of a s p e c i f i c  ga in  (or  c o e f f i c i e n t )  parameter i s  
made from a f i x e d  l i s t  of 105 candidates,  s e r i a l l y  numbered from 1 t o  105. 
Each gain is  as soc ia t ed  (by a x i s )  with a p a r t i c u l a r  gain-select  switch,  and 
a maximum of 9 ga ins  can b e  designated f o r  a given f l i g h t .  Each g a i n  chosen, 
with i t s  serial  number and f o u r  values ,  becomes p a r t  of t h e  PEL. When a gain- 
select switch i s  changed by t h e  p i l o t ,  t h e  program recognizes  t h e  change and 
t h e  PEL-designated gains  a s soc ia t ed  with t h a t  switch a x i s  are changed. 
each ga in  i n  t u r n ,  a small r o u t i n e  implements t h e  change, performing a l l  
necessary s c a l i n g ,  recomputing a l l  working r e g i s t e r s  u s ing  t h a t  ga in ,  and 
i n i t i a l i z i n g  any f i l t e r  u s ing  t h a t  gain.  
For 
Erasable Memory Programming-Erasable memory programming provides t h e  
only means of modifying t h e  program once t h e  co re  rope is  manufactured. 
f i c a t i o n  can sometimes be accomplished by breaking i n t o  t h e  program flow a t  a 
s u i t a b l e  erasable branch p o i n t ,  which must be  of t he  second class as def ined 
above. The procedure is  t o  change t h e  e r a s a b l e  ce l l  con ten t s  t o  p o i n t  t o  an 
unused block of e r a s a b l e  memory and t o  load  executable  code i n t o  t h a t  area 
( c a l l e d  an Erasable  Memory Program o r  EMP). 
r e t u r n s  c o n t r o l  t o  t h e  f i x e d  memory program. 
problems t o  be  solved by shoehorning s u i t a b l e  code i n t o  t h e  program flow. 
Modi- 
The f i n a l  i n s t r u c t i o n  of t h e  EMP 
The EMF' a l lows some unan t i c ipa t ed  
Erasable Downlist-In Apollo, t he  i d e n t i f i c a t i o n  and s p e c i f i c a t i o n  of 
telemetered d a t a  w a s  done by means of address  t a b l e s  b u i l t  i n t o  t h e  co re  rope. 
For a mature design such as Apollo, q u a n t i t i e s  of i n t e r e s t  are w e l l  known, and 
properly can be  b u i l t  i n t o  t h e  rope. F-8 DFBW,on t h e  o t h e r  hand, must o f f e r  
f l e x i b i l i t y  f o r  experimental  design. Var i ab le s  and q u a n t i t i e s  of i n t e r e s t  can 
change from day t o  day depending on a given f l i g h t  plan.  To accomplish t h i s  
end, e r a s a b l e  s p e c i f i c a t i o n  of t h e  downlist  q u a n t i t i e s  by means of KSTART t a p e  
i s  incorporated i n t o  t h e  Downlink program. 
98 
P r e f l i g h t  Erasable  Load Assembly 
F l e x i b i l i t y  is  achieved i n  t h e  F-8 DFBW d e s p i t e  t h e  hardware s t a t u s  of t he  
core-rope program by providing f o r  a l a rge  number of e r a sab le  parameters. The 
aggregate,  c a l l e d  the  P r e f l i g h t  Erasable Load, c o n s i s t s  of t h r e e  ca t egor i e s :  
Data words, Downlist Words, and Erasable Memory Program words. The Data words 
are cons tan ts  and inc lude  loop ga ins ,  f i l t e r  c o e f f i c i e n t s ,  non l inea r i ty  para- 
meters, IMU compensation parameters, branch c o n t r o l  parameters,  and branch 
c o n t r o l  address cons tan ts .  The Downlist words are address  cons tan ts  t h a t  de- 
f i n e  the  q u a n t i t i e s  t o  be te lemetered.  The EMP words are executable  code and 
a s soc ia t ed  cons tan ts .  
Early i n  t h e  program the  P r e f l i g h t  Erasable  Load and t h e  KSTART t ape  con- 
s i s t e d  only of Data words and Downlist words, and were generated by CSDL. 
the  r e s p o n s i b i l i t y  f o r  t he  d a t a  va lues  res ided  wi th  FRC, so generat ion of t he  
P r e f l i g h t  Erasable  Load and KSTART s h i f t e d  t o  FRC as the  sof tware c a p a b i l i t y  
w a s  developed t h e r e .  However, ErasaSle Memory Program development w a s  a CSDL 
func t ion ,  and t h e  v e r i f i e d  and accepted EMP code w a s  incorporated i n t o  t h e  
KSTART by FRC. 
But 
Several unique o r  extremely he lp fu l  f e a t u r e s  cha rac t e r i ze  the  F-8 Pre- 
f l i g h t  Erasable  Load (PEL), and t h e  generat ion of i t s  KSTART upl ink t ape ,  
s p e c i f i c a l l y :  
(1) PEL parameters are expressed i n  conveniently sca l ed ,  phys ica l ly  
s i g n i f i c a n t  engineer ing un i t s .  
(2) A DFCS i n i t i a l i z a t i o n  rou t ine  t r a n s l a t e s  each PEL parameter ( u n i t s  
and sca l ing )  i n t o  DFCS ope ra t iona l  parameters. Factored o r  r a t i o e d  
parameters are combined i n t o  s i n g l e  opera t iona l  parameters a t  t h i s  
t i m e  . 
(3) Comprehensive e r r o r  checking and d i agnos t i c  i n d i c a t o r s  are b u i l t  
i n t o  t h e  KSTART t a p e  generat ing programs. 
Parameters-The bas ic  DFCS parameters are expressed i n  conveniently 
sca l ed  engineer ing u n i t s  and c o n s t i t u t e  t he  e r a s a b l e  load. 
r e g i s t e r s  (gains ,  l i m i t  l e v e l s ,  c o e f f i c i e n t s )  are defined s o  as t o  minimize 
computation t i m e  where poss ib le .  This  u sua l ly  r e s u l t s  i n  unusual s c a l i n g ,  
e.g. ,  number of DFCS samples i n s t ead  of seconds, o r  DAC b i t s  i n s t ead  of sur- 
face  degrees. 
such as a simple product,  o r  a l i m i t  level  t h a t  is  computed from i n t e r c e p t /  
s lope/breakpoint  va lues .  
cons tan t ,  s e l e c t e d  from a t a b l e  i n  accordance wi th  c e r t a i n  r u l e s .  
p l i s h  t h e  i n t e r f a c e  between working r e g i s t e r s  and erasable  load parameters,  
F-8 DFBW u t i l i z e s  an i n i t i a l i z a t i o n  rout ine ,  By having an i n i t i a l i z a t i o n  rou- 
t i n e  a v a i l a b l e  t o  t r a n s l a t e  t h e  working r e g i s t e r s ,  t he  engineer  preparing 
KSTART tapes ,  o r  changing parameters  manually v i a  the DSKY during a s imula t ion ,  
can continue t o  th ink  i n  bas i c  engineering t e r m s .  This is  e s p e c i a l l y  important 
i n  F-8 DFBW,sincemuch of the  development is  performed on hybrid s imula tors  
The DFCS working 
Other working r e g i s t e r s  are func t ions  of b a s i c  parameters, 
A l s o  a working r e g i s t e r  might conta in  an address  
To accom- 
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where t h e  DSKY i n t e r f a c e  i s  t h e  only practical  i n t e r f a c e  f o r  changing DFCS 
parameters. By keeping PEL s p e c i f i c a t i o n s  simple and by formulat ing them i n  
engineering terms f o r  both phys ica l  f e e l  and v i s i b i l i t y ,  t h e  p o s s i b i l i t y  f o r  
e r r o r  is g r e a t l y  reduced. 
w a r e  i s  involved, r e l i a b l e  and complete changes are made quickly by s ing le -  
parameter d a t a  entries even though t h a t  parameter e x h i b i t s  mu l t ip l e  usage. 
Since programed and v e r i f i e d  i n i t i a l i z a t i o n  s o f t -  
KSTART Generation-Two o f f - l i ne  d i a g n o s t i c  program?, DOWNDIAG and 
SHERLOCK, developed by NASA/FRC, con t r ibu te  s i g n i f i c a n t l y  t o  t h e  generat ion 
of a h igh ly  r e l i a b l e  PEL and i t s  KSTART tape.  
grams i s  shown schematical ly  i n  Fig. 3 .  
Operat ional  use of t h e s e  pro- 
DOWNDIAG checks t h e  e r a s a b l e  downlink l i s t  s p e c i f i c a t i o n  a g a i n s t  format, 
opcode, addres s ,  and keypunch e r r o r s .  It punches t h e  Erasable  Downlist (EDL) 
and Downlink Processor (DLP) decks only af ter  e r ro r - f r ee  input  is  provided. 
The DLP deck is used f o r  pos t - f l i gh t  o r  post-simulation downlink processing. 
The EDL deck is  i n t e g r a t e d  wi th  t h e  DFCS parameter deck f o r  i npu t  t o  SHERLOCK. 
SHERLOCK l ikewise checks a g a i n s t  keystroke,  o c t a l ,  and address  e r r o r s ,  
but  more s i g n i f i c a n t l y  performs comprehensive r e a s o n a b i l i t y  checks, e.g., 
minimum/maximum range o r  compa t ib i l i t y  between r e l a t e d  elements. 
a l s o  extracts f i l t e r  polynomial r o o t s ,  checks t h e  s t a b i l i t y  of po le s ,  and 
checks zeroes  a g a i n s t  minimum/maximum ranges.  
answered by c o r r e c t i o n s  t o  t h e  SHERLOCK i n p u t s ,  o r  by signed waivers, before  
output  decks are punched, one f o r  t he  F-8 All-Digi ta l  Simulator a t  CSPL, and 
t h e  o the r  f o r  i npu t  t o  KPUNCH, t h e  KSTART t a p e  d i agnos t i c  and punch program. 
SHERLOCK 
Diagnostic p r i n t o u t s  must be  
KPUNCH c a l c u l a t e s  t h e  i n i t i a l i z a t i o n  va lues  f o r  t h e  upl ink summation 
(UPSUM) r e g i s t e r s  such t h a t  w i t h  a proper upl inking of t h e  KSTART tape ,  t h e  
UPSUM r e g i s t e r s  equal  7 7 7 7 7  7 7 7 7 7  when displayed on t h e  DSKY. 
during upl inking w i l l  leave numbers o the r  t han  7 s .  
l i m i t e d  d i a g n o s t i c  checking and u l t i m a t e l y  punches the KSTART tape,  ready f o r  
upl inking t o  t h e  LGC p r i o r  t o  f l i g h t .  
E r r o r s  generated 
KPUNCH a l s o  performs 
F-8 DFBW Software Package 
The F-8DFBW software package can be  broken down as i n  Table 3 (Fixed 
Memory Allocat ion) ,  and Table 4 (Erasable Memory Al loca t ion ) .  The DFCS code 
i s  by f a r  t h e  l a r g e s t  s i n g l e  i t e m .  Extensive f ixed  memory i s  used by Display 
I n t e r f a c e s  (DSKY processing) ,  In t e rp re t e r /Execu t ive ,  and IMU A l i g n m e n t .  Most 
of t h i s  code w a s  t r a n s f e r r e d  d i r e c t l y  o r  w i th  minor change from t h e  LM program 
f o r  Apollo 14. 
e r a s a b l e  code. Roughly h a l f  (696) of t h e  e r a s a b l e s  used are DFCS r e l a t e d ,  and 
a s i g n i f i c a n t  number (389) belong t o  the  P r e f l i g h t  Erasable Load. 
The Self-Test Self-check code came from Apollo p r e f l i g h t  
SOFTWARE PROGRAM CONTROL 
The f l i g h t  software forF-8  DFBW programleans heav i ly  on t h e  experience 
developed f o r  Apollo. The main d i f f e r e n c e  between Apollo software and o t h e r  
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(previous) software is that the Apollo software had to work perfectly the first 
time it was used in its real environment. 
shot nature that required guaranteed performance. To achieve such reliability, 
management and supervision controls were set up, and have evolved over several 
years into a system to monitor and check software progress very closely and yet 
not to create an environment that is oppressive to the creativity, persever- 
ance, and dedication of engineers. 
both developmental and incremental phases of software. 
ware depends on reliability and confidence built up by careful management and 
supervision controls supported by thorough software verification using real 
hardware and high-fidelity models in simulation. 
Apollo manned missions had a one- 
The system thus created has been proven in 
Man-rated flight soft- 
Software Management 
A successfully managed software effort must provide: 
(1) Realistic estimates of requirements including manpower, assembly 
and simulation budgets, memory allocations. 
(2) Efficiency in the development and verification process including 
non-overlapping testing, effective use of man and machine re- 
sources. 
(3) Achievement of milestones on schedule. 
( 4 )  Visibility of the product including developmental status, trouble 
spots, user-oriented operations and interfaces. 
(5) Flexible and efficient response to design change requests. 
( 6 )  Systematic verification procedures at all module interface levels 
of testing and performance. 
(7) Reliability of final products. 
(8) Quality performance of final products. 
The software management and control system developed for Apollo provided 
such capability. Its selection for F-8 DFBW wasa natural outgrowth of success- 
ful prior experience with it. Changes were made, but only when the differing 
situations indicated a modified approach. 
The management and control of flight software is directed toward the 
timely preparation of two end items: 
the read-only core-rope memory is manufactured, and a software preflight eras- 
able-load assembly from which a KSTART tape is manufactured to initialize the 
erasable read-write memory. Operational efficiency, performance capability, 
operational flexibility, and overall reliability are demanded of both the fixed 
and the erasable-memory assemblies, since they complement each other in terms 
a software program assembly from which 
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of overall performance. 
of schedule milestones, 
implemented with the same quality and timely control. 
Timely availability is likewise a requirement in terms 
Changes and additions to the baseline design must be 
Organization and Controls 
The software organization used by F-8 DFBW is relatively simple. The 
Project Manager is the customer's contact point. The Project Manager inter- 
faces with the Software Manager, who interfaces with the engineers doing the 
software design, coding, and verification. Both of the latter interface with 
Assembly Control, which is responsible for the assembly process. 
control machinery available to the Project Manager and the Software Manager are 
as follows: 
The types of 
Software Specification Document is the product specification to 
which the software must conform. 
PCR- Program Change Request, that officially changes the Software 
Specification (must be signed off by customer, Project Manager, 
and Software Manager). 
PC- Program Change Notice, similar to a PCR but deemed impera- 
tive by CSDL (must be signed off by Project Manager and Software 
Manager). 
Anomalp request to fix an error in the program (must be signed 
off by Project Manager and Software Manager). 
A C m n  Assembly Control Board request, identifies a necessary 
program change that is not a specification change (must be signed 
off by Software Manager). 
Under Conf-guration Control, all coding changes and additions must be covered 
by one of the above forms of approval before the Assembly Control Supervisor 
will incorporate the code into the assembly. 
Assembly Control 
The Assembly Control functions in Apollo were highly structured and very 
There was an Applications Program- formal for the mainline program assemblies. 
ming Development and Testing Group for the two major assemblies. 
Integration Programming Group sewed for all assemblies, but the major assem- 
blies had separate Assembly Control Supervisors. Finally, the Assembly Control 
Service Group served all needs. 
A System 
The software generation process is illustratively simplified in Fig. 4 .  
A coding task is routed to the appropriate programming group for code design. 
Discussions with the other groups might follow. Completed code is submitted to 
Assembly Control where it is either accepted for the next revision or returned 
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f o r  co r rec t ions .  
t o  make t h e  new r e v i s i o n .  The Assembler output  i s  examined by Assembly Control 
and e r r o r s  are e i t h e r  f i x e d  o r  r e f e r r e d  back t o  t h e  coder f o r  r e c t i f i c a t i o n ,  
N o t i f i c a t i o n  of a good assembly i s  given t o  c o d e r / t e s t e r s  who submit s imula t ion  
test runs.  I f  tests do no t  work c o r r e c t l y ,  co r rec t ed  code is  submitted f o r  t h e  
next r ev i s ion .  
A t  app ropr i a t e  t i m e s ,  the  assembly update deck is  submitted 
On r e c e i p t  of good r e s u l t s ,  a new coding t a s k  i s  begun. 
I n  F-8 DFBW,with a t o t a l  p rograming t e a m  of about n i n e  people, such 
s t r u c t u r i n g  w a s  n o t  p r a c t i c a l  o r  necessary.  Nevertheless t h e  s p i r i t  of t h e  
Assembly Control p rocess  w a s  maintained. 
nated Assembly Control  Supervisor,  b u t  h i s  act ivi t ies  spanned a l l  four  of t h e  
s t r u c t u r e d  areas as t i m e  permitted and a c t i v i t y  made necessary.  For example, 
he monitored, coordinated and submitted a l l  assembly changes, maintained t h e  
Simulator test packages, published t h e  assembly documentation, maintained and 
v e r i f i e d  I G C  System software,  coded and v e r i f i e d  some Applicat ions code, and 
p a r t i c i p a t e d  i n  Level 4/Level 5 t e s t i n g .  The o t h e r  team members l ikewise found 
t h e i r  activit ies spanning the  f o u r  groups as s p e c i f i c  needs c a m e  and went, each 
c o n t r i b u t i n g  i n  areas of g r e a t e s t  i n t e r e s t  and a b i l i t y .  
One member of t h e  DFBW team w a s  desig- 
Con t ro l l ab le  I t e m s  
I n  a d d i t i o n  t o  the  main program assembly, t h e r e  are a l s o  o the r  areas 
These are t h e  P r e f l i g h t  Erasable Load where c o n t r o l  procedures must apply.  
Assembly, Simulator T e s t  Packages, Off-l ine Program Assemblies, and Erasable  
Memory Programs. 
A P r e f l i g h t  Erasable  Load Assembly i s  as soc ia t ed  with each mainline pro- 
gram rev i s ion ,  and c o n s i s t s  of d a t a  cons t an t s ,  branch-control cons t an t s ,  and 
address  cons t an t s  t h a t  are def ined i n  the  mainl ine r ev i s ion .  The P r e f l i g h t  
Erasable Load Assembly i s  used t o  generate  d a t a  and address  decks f o r  Simulator 
test runs and it i s  e s s e n t i a l  t h a t  t hese  decks be e r r o r  f r e e .  
The Simulator T e s t  Package supports  t h e  sof tware t e s t i n g  and v e r i f i c a t i o n  
by providing a common l i b r a r y  of test  case decks. Funct ional ly  the  decks cover 
t h r e e  ca t egor i e s :  program i n i t i a l i z a t i o n ,  s imula t ion  c o n t r o l ,  and e d i t  c o n t r o l .  
Operat ional ly  t h e  decks are invoked i n  s u i t a b l e  conf igu ra t ions  a t  run t i m e  by 
s i n g l e  c a r d s  i n  t h e  u s e r ' s  test  deck. 
Off-l ine A s s e m b l i e c A s  t h e  mainline program matures, o f f - l i ne  v e r s i o n s  
are u s e f u l  t o  check ou t  code p r i o r  t o  updating t h e  mainline assembly. Once t h e  
design and coding is checked o u t ,  a simple t r a n s f e r  of appropr i a t e  code i s  made 
t o  t h e  mainline assembly. I n  F-8DFBW two examples occurred; one w a s  t o  check 
out a m j o r  design modif icat ion i n  t h e  BCS downmode l o g i c  j u s t  p r i o r  t o  Con- 
f i g u r a t i o n  Control,  and the o t h e r  w a s  t o  create a t e s t i n g  and t r a i n i n g  t o o l  
capable of f a i l i n g  input /output  d i s c r e t e s  via DSKY commands. 
Erasable Memory Programs-Erasable-memory programming i s  a t o o l  enabl ing 
A block of code is  a l i m i t e d  f l e x i b i l i t y  f o r  modifying core-rope program flow. 
designed t o  r e s i d e  i n  and o p e r a t e  from e r a s a b l e  memory, and a way is devised t o  
access t h e  code from t h e  e x i s t i n g  rope. 
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Assembly Control  Tools 
Assembler-Since t h e  software w a s  n o t  written i n  a Higher Order Lan- 
guage$ a s o p h i s t i c a t e d  assembler w a s  of  utmost importance. The Assembler is 
by f a r  the most powerful t o o l  i n  the  Assembly Control process.  
evolut ionary per iod of Apollo has  generated many f i n e  f e a t u r e s .  
The lengthy 
Diagnostic Package-The Assembler diagnoses f a u l t y  coding i n  both b a s i c  
and i n t e r p r e t i v e  languages. It i s s u e s  d i a g n o s t i c  messages about r e f e r -  
ences t o  non-existent v a r i a b l e s ,  m u l t i p l e  d e f i n i t i o n s ,  i l l e g a l  sequences 
of i n s t r u c t i o n s ,  improper erasable-bank o r  fixed-bank r e fe rences ,  and 
many o t h e r s .  
Basic and I n t e r p r e t i v e  Language-The Assembler recognizes two languages: 
b a s i c  language, and a l i s t - p r o c e s s i n g  i n t e r p r e t i v e  language. The la t te r  
permits  vector  and matrix as w e l l  as double and t r i p l e  p r e c i s i o n  opera- 
t i o n s ;  t h e s e  are processed by t h e  I n t e r p r e t e r  software r o u t i n e s  i n  t h e  
LGC. The Assembler recognizes d a t a  cons t an t s ,  noun and verb cons t an t s ,  
downlink l ist  s p e c i f i c a t i o n  cons t an t s ,  and address  cons t an t s .  
F l e x i b i l i t y  of Memory Allocation-Blocks of fixed-memory programming can 
be referenced t o  each o the r  so  t h a t  i f  a block expands, another  block 
need n o t  be moved t o  make room f o r  i t .  Overlapping of program memory is  
f lagged i f  i t  occurs.  Overlapping of e r a s a b l e  s to rage  (t ime-sharing),  
on t h e  o t h e r  hand, is  f a c i l i t a t e d  by t h e  Assembler. 
Program V i s i b i l i t y  -The Assembler provides complete mnemonic cross-  
r e fe rence  t a b l e s ,  a summary of e r a s a b l e  memory assignments, and maps of 
both erasable-  and fixed-memory s to rage .  
threaded, allowing r a p i d  e y e b a l l  debugging even when the r e l evan t  pas- 
sages are s c a t t e r e d  through hundreds of pages. Word count, including a 
breakdown by f u n c t i o n a l  area, i s  provided. 
A l l  operand r e fe rences  are 
Modularity-The Assembler provides t h e  a b i l i t y  t o  sepa ra t e ly  assemble 
and p a r t i a l l y  diagnose s e c t i o n s  of t h e  f u l l  program. These can be coded 
s e p a r a t e l y  and brought t oge the r  i n t o  f u l l  programs f o r  v e r i f i c a t i o n .  
I n t e r f a c e  with Al l -Dig i t a l  Simulator-The Assembler output i nc ludes  i n p u t  
information f o r  t h e  Al l -Dig i t a l  S i n u l a t o r ,  which is  use fu l  f o r  s imulator  
i n i t i a l i z a t i o n s ,  and f o r  s imulator  run-time d i a g n o s t i c  e r r o r  de t ec t ion .  
The Symbol Table enables  the  addressing of e r a s a b l e  cells and f i x e d  lo-  
c a t i o n s  by name, r a t h e r  than by number which tends t o  vary from r e v i s i o n  
t o  r e v i s i o n  as memory layout  i s  modified. Tapes f o r  fixed-memory loading 
of core-rope s imulator  can be generated.  Constants, bad words (assembler- 
de t ec t ed  e r r o r s ) ,  unused words, and coding i n s t r u c t i o n s  are d i s t i n c t i v e l y  
f lagged t o  permit d e t e c t i o n  of such run-time e r r o r s  as 'executing a con- 
s t a n t '  o r  'executing from unused f i x e d  memory'. KSTART t a p e s  can be 
punched d i r e c t l y  from t h e  P r e f l i g h t  Erasable Load Assembly as a f e a t u r e  
of t h e  Assembler. 
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Erasable  Memory Map 
The l imi t ed  erasable-memory s i z e  of t h e  LGC forced a po l i cy  of c e l l  
shar ing as a means of extending memory c a p a b i l i t y  i n  Apollo; ex tens ive  cel l  
sha r ing  w a s  necessary,  more than doubling t h e  e r a s a b l e  complement and r e s u l t i n g  
i n  as many as seven d i s t i n c t  usages. 
bookkeeping and planning too l .  The map w a s  looked on as a short- l ived neces- 
s i t y ,  otherwise t h e  cel l -shar ing process  would have been automated. In F-8 DFBW, 
even though memory ce l l  shar ing i s  l imi t ed ,  t h e  Erasable Memory Map i s  an 
e s p e c i a l l y  u s e f u l  document. 
by t h e  Assembly Control  Supervisor. The primary a l l o c a t i o n  is  i d e n t i f i e d  i n  
t h e  f i r s t  column, w i t h  t h e  overlays defined i n  t h e  subsequent columns. 
s i m p l i f i e s  t h e  problem of a s s ign ing  mul t ip l e  u se  t o  cel ls  o r  blocks of cells 
and minimizes t h e  problem of r u n - t i m e  c o n f l i c t s  between LGC programs. 
are extremely va luab le  t o  the programmer preparing e r a s a b l e  memory code by 
i d e n t i f y i n g  unused blocks of cells and by a i d i n g  i n  t h e  time-sharing usage of 
cells, 
An erasable-memory map w a s  used as a 
A s e p a r a t e  map is prepared f o r  each e r a s a b l e  bank 
The map 
The maps 
Software Development A c t i v i t y  
The sof tware development process ,  involving a l l  phases of sof tware act i -  
v i t y ,  can be summarized i n  Fig. 5. A l l  sof tware design i s  based on w r i t t e n  
s p e c i f i c a t i o n .  I n  Apollo, t h e  s p e c i f i c a t i o n  w a s  t h e  seven volume Guidance Sys- 
t e m  Operations Plan.  I n  F-8 DFBW, t h e  Control Laws, backup i n t e r f a c e  require-  
ments, p i l o t  i n t e r f a c e  requirements,  and d a t a  r e t r i e v a l  requirements are 
prescr ibed i n  t h e  Software Spec i f i ca t ion .  The LGC execut ive h i e ra rchy ,  s e r v i c e  
rou t ines ,  i n t e r r u p t  processors ,  restart r o u t i n e s ,  downlink, and a l l  o t h e r s  t h a t  
came from Apollo are spec i f i ed  by in fe rence  as being t h e  same as Apollo. The 
few changes i n  t h i s  category by r i g h t s  should be documented by PCRs o r  ACBs.  
However t h e  u l t i m a t e  documentation i n  t h i s  area, as w a s  s i m i l a r l y  t r u e  i n  
Apollo, i s  the  d e t a i l e d  flowchart. Nevertheless,  i n  t h e  sof tware development, 
au tho r i za t ion  must e x i s t  i n  one of t h e  forms: Software Spec i f i ca t ion ,  Program 
Change Request, Program Change Notice, o r  Assembly Control Board d i r e c t i o n .  
Another class of input t o  t h e  Software Development, shown i n  Fig.  5, is  
the  I n i t i a l  Data Load which becomes the  P r e f l i g h t  Erasable Load. The load i s  
t h e  cumulative a r r a y  of values  f o r  c o n t r o l  l a w  parameters and f o r  o t h e r  rou- 
t i n e s '  parameters and, as such, is  j o i n t l y  s p e c i f i e d  by FRC and CSDL. The load 
is  r ev i sed  and updated t o  keep pace with t h e  sof tware development. 
A t h i r d  class of input  t o  t h e  software development is  t h e  test p lans ,  
T e s t  p l ans  e x i s t  a t  a l l  t h e  most important one being t h e  Level 4 T e s t  Plan. 
levels and are t h e  b a s i s  f o r  t h e  level t e s t i n g .  A t  t he  lower levels,  t h e  plans 
are informal t o o l s  t o  ensure thorough u n i t  t e s t i n g  by ind iv idua l  programmers. 
The Level 3 T e s t  Plan and the  Level 4 / 5  T e s t  Plan are c a r e f u l l y  documented 
compendiums of s p e c i f i c  tests, and cover a l l  areas of t he  software.  The test 
plan is reviewed and updated by a l l  concerned; it can be added t o  a t  any t i m e  
t o  i nc lude  any overlooked areas. 
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Continuing i n  Fig.  5, t h e  sof tware i s  designed i n  blocks o r  u n i t s  Mith 
each being t e s t e d  before  proceeding t o  t h e  next. Test ing a t  t h e  u n i t  level 
(Level 1/2)  is general ly  bit-by-bit  d i g i t a l  s imulat ion.  When a s u f f i c i e n t  num- 
ber of u n i t s  are completed, t h e  hardware and alarm i n t e r f a c e s  are t e s t e d  as 
appropriate .  These tests gene ra l ly  involve a l l  t h r e e  s imulators :  t h e  D i g i t a l ,  
Hybrid, and System T e s t  Laboratory. Modular Test ing (Level 3) commences i n  any 
given area when a l l  u n i t s  i n  a given program funct ion are completed, f o r  ex- 
ample, t h e  DFCS Direct Mode i n  t h e  p i t c h  axis. This level of t e s t i n g  cont inues 
u n t i l  a l l  DFCS modes and c a p a b i l i t i e s  are completed. 
areas are developed i n  p a r a l l e l ,  but  n o t  a l l  a t  t h e  same rate, t e s t i n g  a t  
several levels t akes  p l a c e  during any given t i m e  frame. 
Since several program 
When a l l  major programs appear t o  be  e s s e n t i a l l y  completed, Configurat ion 
Control is  i n s t i t u t e d ,  o f f i c i a l l y  des igna t ing  t h e  start  of Level 4 ,  although 
l imi t ed  I n t e r f a c e  t e s t i n g  can t ake  p l ace  ear l ier .  
Control, a l l  program changes r e q u i r e  t h e  c a r e f u l  s c r u t i n y  and approval of one 
o r  more of t h e  software supe rv i so r s ,  as w e l l  as t h e  coding expe r t s  i n  t h e  areas 
a f f ec t ed .  Software S p e c i f i c a t i o n  changes r e q u i r e  a PCR. Level 4 tests are 
based on t h e  T e s t  Plan,  and a l l  i n c o r r e c t ,  o r  unexpected, o r  incomplete, o r  
anomalous behavior is documented i n  an anomaly r e p o r t  o r  a discrepancy r e p o r t .  
Discrepancies are software e r r o r s  de t ec t ed  a f t e r  Configuration Control ,  bu t  
p r i o r  t o  release-for-manufacture. Anomalies are sof tware e r r o r s  de t ec t ed  a f t e r  
release-for-manufacture. V e r i f i c a t i o n  a t  Level 4 and above involves  e x e r c i s i n g  
t h e  program on t h e  th ree  CSDL simulators ,  as w e l l  as t h e  FRC I ron  Bird System. 
A l l  documented anomalies and d i sc repanc ie s  must be  resolved. 
r e s o l u t i o n  of a Hybrid o r  I ron Bird i t e m  r e q u i r e s  an at tempt  t o  reproduce t h e  
behavior on another  s imulator ,  o r  perhaps t h e  D i g i t a l ,  i n  order  t o  pinpoint  t h e  
cause. When t h e  cause of a discrepancy o r  anomaly i s  i d e n t i f i e d ,  an assess- 
ment i s  made t o  determine: 
encountered i f  t he  program i s  l e f t  as is ,  (2) t h e  procedures necessary t o  avoid 
o r  t o  work around t h e  problem, (3)  t h e  coding change necessary t o  e l imina te  t h e  
problem, ( 4 )  t h e  schedule impact of implementing and v e r i f y i n g  t h e  coding 
change. The assessment i s  documented as a PCR, PCN, o r  ACB which, i f  approved, 
i s  implemented as a fixed-coding change. 
level f o r  permanent changes. 
Notes. Sometimes i t  t u r n s  out  t h a t  what w a s  thought t o  be an anomaly, o r  
discrepancy, w a s  caused by a s imulator  bug, o r  a test deck e r r o r ;  i n  which case 
t h e  problem i s  f ixed  and t h e  test is rerun.  
Subsequent t o  Configuration 
I n  some cases 
(1) t he  ope ra t iona l  impact when t h e  problem i s  
Erasable coding i s  n o t  used a t  t h i s  
Disapproved PCRs, PCNs,and ACBs become program 
When a l l  pending program changes are incorporated and t e s t e d  a t  Level 4 ,  
and when no unresolved problems remain, t h e  program i s  ready f o r  release and 
is declared frozen. A t e c h n i c a l  review of t h e  Level 4 t e s t i n g  i s  held (pre- 
FACI). I f ,  i n  any areas t h e  t e s t i n g  appears  t o  need reinforcement,  then new 
o r  a d d i t i o n a l  Level 4 tests are def ined.  
running a l l  of t h e  Level 4 test decks on t h e  f i n a l  ve r s ion .  
alies o r  d i sc repanc ie s  t u r n  up and are s e r i o u s  enough t o  r e q u i r e  a PCR, t h e  
Erasable Memory Program opt ion i s  weighted heavi ly  a g a i n s t  a manufacturing 
schedule s l i p .  The F i r s t  Article Configuration Inspec t ion  (FACI) i s  a formal 
review of a l l  Level 5 t e s t i n g  r e s u l t s ,  anomaly r e p o r t s ,  change r e q u e s t s ,  pro- 
gram no tes ,  and ope ra t iona l  r e s t r i c t i o n s .  
g ran t ing  of  approval t o  release the  rope assembly f o r  manufacturing. 
The Level 5 t e s t i n g  c o n s i s t s  of re- 
If any new anom- 
The end a c t i o n  of t h e  FACI i s  t h e  
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F l i g h t  Support A c t i v i t y  
The F l i g h t  Support Ac t iv i ty  takes  p l ace  a f t e r  de l ive ry  of the  Manufactured 
rope modules and c e n t e r s  around Level 6 t e s t i n g  as shown i n  Fig.  6 .  
t ape  i s  generated from the  P r e f l i g h t  Erasable  Load involving t h e  I n i t i a l  Data 
Load and any e x i s t i n g  Erasable Memory Programs. 
s c r u t i n y  of a l l  parameters,  by computer Program and by eyeba l l ,  t o  i d e n t i f y  and 
assess changes from t h e  previous KSTART tape.  Addit ional ly ,  t h e  CSDL evalua t ion  
u t i l i z e s  the  Hybrid Simulator, t h e  Al l -Dig i ta l  Simulator,  and t h e  Systems T e s t  
Laboratory hardware i n s t a l l a t i o n ,  
mission-sequence t e s t i n g  on t h e  I ron  Bird Simulator at FRC, and involves  p i l o t  
t r a i n i n g ,  p i l o t  procedures,  and system performance. The test r e s u l t s  are pre- 
sented a t  the  F l i g h t  Readiness R e v i e w  (FRR), and any anomalies resolved,  perhaps 
by modifying t h e  opera t iona l  envelope. FRR approval i s  requi red  f o r  f l i g h t  go- 
ahead. 
Data Load can be modified t o  test another c a p a b i l i t y ,  o r  t o  change t h e  downlink 
coverage, and t h e  procedure of F ig .  6 is  repea ted .  
The KSTART 
Evaluation involves  c a r e f u l  
The t e s t i n g  is complemented by ex tens ive  
Following a successfu l  f l i g h t  t o  test one DFCS c a p a b i l i t y ,  t h e  I n i t i a l  
A l t e rna t ive ly ,  t he  f l i g h t  test r e s u l t s  can i n d i c a t e  a se r ious  need f o r  a 
DFCS c a p a b i l i t y  t h a t  does n o t  e x i s t  i n  t he  rope. 
mi t ted  t o  reques t  t h a t  t he  c a p a b i l i t y  be developed as an EMP. After  assessment, 
i f  t he  PCR i s  approved, the  development and test of t he  EMP i s  undertaken as w a s  
shown i n  t h e  previous f i g u r e ,  Fig.  5. When completed, t h e  v e r i f i e d  JNP i s  in- 
corporated i n t o  t h e  KSTART tape  f o r  Level 6 t e s t i n g .  
In  t h i s  case, a PCR is  sub- 
Software Milestones 
The development a c t i v i t y  is tracked by milestones.  Schedule milestones 
were not  t r e a t e d  wi th  the  l e v e l  of formal i ty  accorded t h e i r  Apollo counterpar t s .  
S m a l l  meetings of one o r  two technical personnel  with management personnel marked 
many F-8 DFBW events .  Nevertheless,  schedule milestones w e r e  v i t a l  t o  a t imely 
development and v e r i f i c a t i o n  process .  The major milestones are indica ted  i n  
Fig.  2. 
The Prel iminary Design Review (PDR)for F-8 cons is ted  of several meetings, 
each covering a s p e c i f i c  area of i n t e r e s t .  
t h a t  changes were expected as subcont rac tors  and customer had the  opportuni ty  t o  
review c a r e f u l l y  each o t h e r ' s  needs, plans,  and suggestions.  
These w e r e  prel iminary i n  t h e  sense 
The Critical Design R e v i e w  (CDR) a l s o  cons is ted  of several meetings, each 
The CDRs f o r  t h e  Control System covering a s p e c i f i c  area i n  minute d e t a i l .  
Spec i f i ca t ion  and t h e  I n t e r f a c e  Control Document are s p e c i f i c  examples. 
Level 1, 2, 3 Test ing (Unit and Modular t e s t i n g )  a l lows t r ack ing  of u n i t s  
of sof tware i n  t h e  e a r l y  s t ages  of development when coding and v e r i f i c a t i o n  are 
r e l a t i v e l y  independent of t i g h t  con t ro l s .  
Configuration Control parks  t h e  t r a n s i t i o n  t o  t i g h t l y  con t ro l l ed  software 
conf igura t ion  and t e s t i n g  procedures.  
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Level 4 Test ing ( I n t e r f a c e  t e s t i n g )  a l lows t r ack ing  of i n t e r f a c e s  between 
Program changes r e q u i r e  w r i t t e n  approval and a l l  anomalous modules of sof tware,  
s imulat ion behavior  r equ i r e s  documentation, ana lys i s ,  and r e so lu t ion ,  
Level 5 (Formal t e s t i n g )  a l lows t r ack ing  of sof tware prototype,  
F i r s t  Article Configuration Inspec t ion  (FACI) is  a formal review of a l l  
a spec t s  of pro to type  software.  
assembly f o r  manufacture. 
The f i n a l  a c t i o n  i s  t h e  approval of t h e  f i n a l  
Release-for-Manufacture-Following FACI approval,  a weaving t a p e  i s  gene- 
r a t e d  from t h e  f i n a l  assembly t o  be used f o r  core-rope manufacture. 
Level 6 Test ing (Mission Performance t e s t i n g )  i s  based on t h e  KSTART t ape  
f o r  t he  p a r t i c u l a r  f l i g h t .  Evaluation c o n s i s t s  of exe rc i s ing  t h e  KSTART tape  
on t h e  t h r e e  CSDL Simulators and on t h e  FRC I ron  Bird System. 
A F l i g h t  Readiness R e v i e w  (FRR) is conducted p r i o r  t o  each f l i g h t .  A 
statement from CSDL is requi red  concerning i t s  review on t h e  P r e f l i g h t  Erasable  
Load and KSTART tape.  The i n i t i a l  FRR had the  longes t  agenda. The review 
assessed t h e  f l i g h t  readiness  of the  primary con t ro l  system, the  backup c o n t r o l  
system, t h e  f l i g h t  veh ic l e  subsystems, t o  name a few. Known anomalies and t h e i r  
avoidance o r  work-around procedures were discussed.  
w e r e  explained, both func t iona l ly  and opera t iona l ly .  The f a i l u r e  a n a l y s i s  s t u d i e s  
were reviewed, as w e l l  as a v a i l a b l e  documentation. 
sequent t o  t h e  i n i t i a l  f l i g h t  genera l ly  consider  t h e  cu r ren t  KSTART tape  and any 
newly app l i cab le  areas. 
Erasable  Memory Programs 
F l i g h t  readiness  reviews sub- 
SOFTWARE VERIFICATION 
The sof tware v e r i f i c a t i o n  process  is  v i t a l  t o  t h e  prepara t ion  of r e l i a b l e  
high-qual i ty  software.  
j e c t e d  t o  many tests represent ing  many d i f f e r e n t  s i t u a t i o n s .  
t e s t i n g  is one of diminishing r e tu rns :  
e r r o r s ,  bu t  t h e  l a te r  tests bu i ld  confidence i n  t h e  o v e r a l l  q u a l i t y  of t h e  pro- 
gram assembly. Es tab l i sh ing  t h e  proper balance between i n s u f f i c i e n t  and exces- 
s i v e  v e r i f i c a t i o n  t e s t i n g  i s  a c r i t i c a l  t a sk .  Indeed, t h e  v e r i f i c a t i o n  process  
does not  te rmina te  with release-for-manufacture;  i t  cont inues,  i n  t h e  hope of 
catching any remaining e r r o r s  before they show up ope ra t iona l ly  wi th  unexpected 
and perhaps dangerous consequences. 
A screening process  i s  employed, whereby code is  sub- 
This  approach t o  
e a r l y  tests show up most of t h e  coding 
The v e r i f i c a t i o n  process  cannot be separated from the  assembly c o n t r o l  
process,  at  least p r i o r  t o  release-for-manufacture. The u l t ima te  q u a l i t y  and 
r e l i a b i l i t y  of code depends heavi ly  on t h e  v e r i f i c a t i o n  process.  
of t h e  v e r i f i c a t i o n  goa ls  involves  f a r  more than t h e  execution of high q u a l i t y  
objec t  code a v a i l a b l e  near  t h e  end of t h e  software development cyc le .  F a c i l i -  
t ies are requi red  i n  t h e ' e a r l y  s t ages  of program development when t h e  code 
a v a i l a b l e  i s  of low q u a l i t y  and may no t  even be executable .  
a benign and cooperat ive environment is requi red ;  it must provide a d e t a i l e d  
The at ta inment  
I n  t h e  e a r l y  s t a g e s  
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visibility into the execution of code, Simplified, but fast-operating environ- 
ment algorithms are desirable. 
involving both run-time and post-run software packages, As code quality is re- 
fined, the environment quality can be updated to include such factors as sensor 
errors and higher order effects. 
highly realistic environment including as much real hardware as possible. 
Extensive diagnostic capability is mandatory, 
Ultimately the code should be exercised in a 
Software Verification Facilities 
Several distinct facilities were utilized during the DFCS verification 
process. 
Each has contributed to the DFCS quality, and by its absence would have affected 
the development adversely, mainly in terms of schedule, but perhaps even in terms 
of operational performance. CSDL has utilized the All-Digital Simulator, the 
Hybrid Simulator, and the System Test Laboratory facilities for the software 
development and verification activities. 
Stage 1 engineering simulation, the bench lashup Stage 2 hardware integration 
simulation, and the Stage 3 Iron Bird Simulator for the systems design, hardware 
integration, design verification, and pilot training/evaluation activities. 
The complementary nature of their unique capabilities is significant. 
NASA/FRC has utilized the analog 
Each of these facilities has contributed to the overall success of F-8 
DFBW, but certainly the significant contributions to system integration have 
come from the Stage 3 Iron Bird Simulator. It was on this facility that signi- 
ficant hardware integration problems were first encountered. 
simulations gave insight for design-change evaluation. Stage 3 permitted real- 
time demonstration of failure effects, and permitted engineering preliminary 
and final design. 
and essentially all of the system design verification. 
where CSDL's verification role was supportive, the Stage 3 simulation was 
especially important as the primary design, verification, and training tool. 
The Stage 3 piloted 
Stage 3 was used for much supportive software verification 
For the flight testing, 
The All-Digital Simulator (ADS) at CSDL played the significant role in 
F-8 software design, development, and verification, primarily because of the 
powerful run-time diagnostic and post-run edit capability, as well as features 
such as repeatability and snapshot/rollback. 
software provided a stable environment and ensured repeatability. 
Rigidly controlled simulator 
The Hybrid Simulator at CSDL was a very useful tool during preliminary 
verification, primarily because of its real-time interactive capabilities. Its 
role was somewhat diminished because CSDL did not have DFCS design responsi- 
bility, which is where the real-time interactive aspects of hybrid simulation 
can vastly improve the control-system designer's efficiency. However, on two 
separate occasions, one being the time-critical development period between 
Stage 2 and Stage 3 simulation, NASA/FRC came to CSDL and conducted basic and 
detailed design on our Hybrid facilities. 
Piloted simulations early in the development phases can improve the 
overall quality of the end item, especially when schedules are tight. Pilot 
contributions cover a wide range of experience including such items as human 
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f a c t o r s  suggest ions,  func t iona l  change r eques t s ,  performance and handling 
q u a l i t i e s  eva lua t ion ,  and s a f e t y  cons idera t ions .  
The complementary n a t u r e  of a l l - d i g i t a l ,  hy re i n t e g r a t i o n  
f a c i l i t i e s  is important.  
d e t a i l e d  hard-copy f o r  documentation. The Hybrid Simulator is  unmatched i n  its 
real-time i n t e r a c t i v e  c a p a b i l i t i e s  f o r  prel iminary design,  parameter-variation, 
and s e n s i t i v i t y  s tud ie s .  The hardware i n t e g r a t i o n  f a c i l i t y  r ep resen t s  t h e  u l t i -  
mate i n t e r f a c e  v e r i f i c a t i o n  t o o l  s h o r t  of f l i g h t  test. Here, i n t e r f a c e s  are 
a c t u a l l y  mated, o f t en  f o r  t h e  f i r s t  t i m e .  Fa i lu re s  can b e  s tudied  and p i lo t - in-  
the-loop eva lua t ions  based on a maximum hardware complement can be performed. 
Each of t h e  design,  development, v e r i f i c a t i o n ,  and t r a i n i n g  t o o l s  can play a 
key non-overlapping ro l e .  
should be emphasized and u t i l i z e d  f o r  g r e a t e s t  program e f f i c i ency  and end-item 
q u a l i t y  . 
The ADS provides d i agnos t i c  and e d i t  c a p a b i l i t y  p l u s  
It is t h e  complementary na tu re  of each f a c i l i t y  which 
A b r i e f  desc r ip t ion  of each of t hese  f a c i l i t i e s  follows. 
CSDL Al l -Dig i ta l  Simulator -The Apollo D i g i t a l  Simulator is a bas i c  t o o l  
developed and employed p r imar i ly  t o  support  t h e  design,  development, and veri- 
f i c a t i o n  of Apollo Guidance Computer (AGC) programs. The s imulator  i s  e n t i r e l y  
d i g i t a l  and c o n s i s t s  of a number of programs implemented on a genera l  purpose 
d i g i t a l  computer. It s imula tes  t h e  opera t ion  of t h e  AGC i n  s to rage  layout ,  and 
i n  d e t a i l e d  a r i t hme t i c  and l o g i c a l  opera t ion .  Consis tent  with one 's  ob jec t ives ,  
mathematical and l o g i c a l  models ranging from rudimentary t o  comprehensive may be 
se l ec t ed  t o  s imulate  t h e  hardware and f l i g h t  environment within which the  AGC and 
its coding operate .For  t h e  F-8C, only t h e  r i g i d  body degrees of freedom are 
mechanized and the re  is  no takeoff o r  landing c a p a b i l i t y .  The BCS f l i g h t  c o n t r o l  
system i s  no t  simulated,  so  con t ro l l ed  f l i g h t  is  poss ib l e  only i n  t h e  DFCS modes. 
The P i l o t  Action Simulator provides  open-loop a c t i o n s  such as s t i c k  and rudder 
d e f l e c t i o n s ,  push but ton and t r i m  swi tch  a c t i v i t y ,  and DSKY opera t ions .  
d i t i o n ,  t h e  s imulator  has  numerous on-line d iagnos t ic  f ea tu res ,  a snapshop/rol l -  
back c a p a b i l i t y ,  and ex tens ive  post-run e d i t  c a p a b i l i t y  ava i l ab le .  The e d i t  
package provides  f o r  f l e x i b l e  run-time d a t a  s to rage  and f o r  post-run d a t a  retrie7 
al. 
own. Extensive e d i t  programs f o r  p l o t t i n g ,  computational v e r i f i c a t i o n ,  and 
formatt ing w e r e  developed f o r  F-8 formal v e r i f i c a t i o n .  Summary p r i n t i n g  inc ludes  
d a t a  on DFCS mode changes, timing, and computational delays.  P l o t  v a r i a b l e s  in -  
c lude numerous DFCS and environmental q u a n t i t i e s .  
cycle  and job  a c t i v i t y  is p lo t t ed .  
v e r i f y  proper  downlink operat ion.  
i c a l l y  i n  Fig.  7. 
I n  ad- 
The use r  has the  choice of using s tandard  e d i t  programs o r  of w r i t i n g  h i s  
Timing da ta  i n d i c a t i n g  du ty  
A downlink processor  e d i t  w a s  prepared t o  
The s imula t ion  system is i l l u s t r a t e d  schemat- 
The CSDL Hybrid Simulator-The Hybrid Simulator is  a combination of 
s e l ec t ed  f l i g h t  hardware used i n  concer t  w i th  analog and d i g i t a l  computers t o  
provide real-time simulated f l i g h t .  
computer, a DSKY, and t h e  coupling d a t a  u n i t s .  The LGC memory i s  replaced by 
a Core Rope Simulator (CRS), which provides  a complete e rasable  memory as w e l l  
as he lp fu l  f e a t u r e s ,  such as the  a b i l i t y  t o  monitor and change loca t ion  con- 
t e n t s ,  t o  s top  a t  a l o c a t i o n  address ,  o r  t o  s ing le-s tep  the  program. The IMU 
The f l i g h t  hardware c o n s i s t s  of an LGC 
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is  s imulated with special-purpose e l e c t r o n i c s .  
s to rage ,  as t h e  t r a j e c t o r y  dynamics, t he  aerodynamics, and t h e  r o t a t i o n a l  
t ransformations,  are simulated i n  an XDS 9300 d i g i t a l  computer.. 
frequency a c t u a t o r  dynamics, the BCS loops, and some d i s c r e t e  l o g i c  are simu- 
l a t e d  on t h e  analog computer. The algori thms f o r  BCS c o n t r o l  and BCS downmode- 
t r i m  i n i t i a l i z a t i o n  are simulated,  but  t he  cross-channel comparator and t h e  
hydrologic subsystems of theF-8C are no t  modelled, Also, p rov i s ion  i s  no t  made 
f o r  a parking, landing ,  o r  takeoff  c a p a b i l i t y ,  A minimal cockpi t  uses  t h e  
Apollo three-axis  r o t a t i o n a l  hand c o n t r o l l e r  i n  p of s t i c k / p e d a l  c o n t r o l s .  
Cockpit instrumen tat  ion  inc ludes  a r t  i f  ic ia l  h o r i z  a l t i t u d e ,  a i r speed ,  rate- 
of-climb, % t h r u s t ,  g ,  angle  of a t t a c k ,  and a mockup Mode And Power Panel f o r  
real-time man-in-the-loop s imula t ions ,  S t r ip -cha r t  recordings and i n i t i a l i z a -  
t i o n  p r i n t o u t  are t h e  only hard-copy output. 
i n  v e r i f i c a t i o n  procedures. The LGC can func t ion  alone o r  wi th  the  Simulator  
providing an environment; i n  t h e  former mode i t  is a v a i l a b l e  independently of 
t he  a v a i l a b l i t y  of t h e  hybrid f a c i l i t y .  
poss ib l e ,  bu t  t h i s  i s  an advantage i n  t h a t  a realist ic randomness is introduced 
i n  t o  t h e  t e s t i n g  I 
Elements needing p rec i s ion  of 
The high- 
I 
I The Hybrid Simulator runs  i n  
real time t o  a l low man-in-the-loop t e s t i n g ,  on-line debugging, and f l e x i b i l i t y  I 
I 
Reproducib i l i ty  is not  i n  gene ra l  
*The System T e s t  Laboratory (STL) i s  an 
Apollo hardware i n t e g r a t i o n  f a c i l i t y .  A real IMU i n t e r f a c e s  wi th  t h e  LGC, CRS, 
and DSKY. Channel i n b i t  d i s c r e t e s  can be 
set o r  c leared  manually and independently.  
no t  simulated. A trace c a p a b i l i t y  is a v a i l a b l e  v i a  the  Apollo CORONER and o f f -  
l ine  processing; t h i s  i s  t h e  on ly  hard-copy output  from t h i s  f a c i l i t y .  
Uplink and downlink are opera t iona l ,  
The a i r c r a f t  and BCS systems are 
NASA/FRC Stage 1 Simulator-The Stage 1 Simulator w a s  a pre l iminary  de- 
s i g n  t o o l  used t o  develop t h e  f l i g h t  c o n t r o l  system s p e c i f i c a t i o n  equat ions .  
Simple analog models and sample-and-hold networks were  u t i l i z e d .  
based on continuous and sample-data c o n t r o l  system design,  us ing  r o o t  locus  
and w-plane techniques,  provided backup f o r  t h e  s imulat ion e f f o r t .  
Linear a n a l y s i s  
NASA/FRC Stage 2 Simulator-The Stage 2 Simulator w a s  a hardware i n t e -  
g r a t i o n  and pre l iminary  design eva lua t ion  f a c i l i t y .  
hardware components was f i r s t  performed here .  
Console (PAC, equiva len t  t o  t h e  CRS), DSKY, IMU Gimbal Angle Simulator (GAS), 
and CDU package w e r e  involved. 
were modelled on a small analog computer. 
Operating System software p a r t i c i p a t e d .  
Breadboard lashup of major 
The LGC, t h e  Program Analyzer 
A i rc ra f t  and aero-surface servo  ac tua to r  dynamics 
A rudimentary ve r s ion  of t h e  DFCS and 
P 
NASA/FRC Stage 3 Simulator-The Stage 3 (or  I ron  Bird)  Simulator i s  an F-8C 
airframe t h a t  i nc ludes  a l l  key hardware i n  t h e  conf igura t ion  of t he  f l i g h t  
art icle,  inc lud ing  t h e  p a l l e t  mounting of t h e  LGC computer, IMU, and CDUs. The 
BCS e l e c t r o n i c s ,  power supp l i e s ,  and hydraul ics  are f l i g h t - a r t i c l e  t ype  systems. 
The manufactured core-rope o r  PAC software can be used as t h e  LGC memory. Simu- 
l a t e d  t r a j e c t o r y  dynamics and aerodynamics permit  closed-loop s imula t ions  using 
the GAS. 
e a r t h  d i f f e r e n t a t i o n ,  are provided on a TV screen  mounted on t h e  aircraft  nose. 
Access t o  LGC and f l i g h t  c o n t r o l  system v a r i a b l e s  i s  by means of downlink with 
post-run e d i t i n g  or by DSKY disp lay .  
Simple external v i s u a l s ,  s i d e s l i p  angle and horizon l i n e  wi th  sky/ 
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Software Ver i f i ca t ion  Test ing 
It is  d i f f i c u l t  t o  s e p a r a t e  sof tware development and software v e r i f i c a -  
To consider  t i o n  s ince  both go hand i n  hand throughout t h e  development phase. 
sof tware v e r i f i c a t i o n  i t  i s  necessary t o  consider  software development. 
speaking, t h e r e  are two ca t egor i e s  of sof tware design changes t h a t  con t r ibu te  t o  
program cons t ruc t ion ,  
Generally 
(1) Developmental changes - t hese  are c r e  new program o r  a new 
rou t ine ,  o r  ex tens ive  cha wi th in  g program o r  rou t ine ,  
Incremen.ta1 changes - these  are modif icat ions t o  e x i s t i n g  code t h a t  
cause s m a l l  a l t e r a t i o n s  and repercussions.  
(2) 
Clear ly ,  a Developmental change has  a major impact on the e x i s t i n g  program and 
r equ i r e s  an ex tens ive  t e s t i n g  approach t o  a s su re  t h a t  t h  
and does no t  i n t e r f e r e  wi th  o the r  e x i s t i n g  coding. 
Incremental  change has a minor impact on t h e  e x i s t i n g  code and r e q u i r e s  a loca l -  
i zed  t e s t i n g  approach. This  is  s o r t  of by d e f i n i t i o n .  However, it is  no t  
always clear i n t o  which of t h e  two ca t egor i e s  a given sof tware change should be 
placed. C l a s s i f i c a t i o n  i s  a d i f f i c u l t  problem and r e q u i r e s  experience and 
thorough knowledge of t h e  programs. 
q u i r e  ex tens ive  t e s t i n g  i f  t h a t  wo were, say,  a sample period a f f e c t i n g  event 
timing. On t h e  o ther  hand, t h e  re acement of one Boolean r e l a t i o n s h i p  by 
another ,  involving perhaps 30 words, could be l o c a l  i n  e f f e c t  and r e q u i r e  only 
l o c a l  t e s t i n g .  Thus, t h e  f u l l  a rsena l  of t e s t i n g  i s  brought t o  bear  on Develop- 
mental sof tware,  while a subse t  is  used f o r  Incremental  software.  
p roper ly  
It is t h a t  an 
For example, a one word change could re- 
Developmental Software T e s t i n c I n  order  t o  tes t  out  developmental changes, 
t h e  s i x  o f f i c i a l  l e v e l s  of t e s t i n g  are normally performed. These are Unit test- 
ing  (Levels 1 and 2) ,  Modular t e s t i n g  (Level 3 ) ,  I n t e r f a c e  t e s t i n g  (Level 4 ) ,  
Formal. t e s t i n g  (Level 5), and Mission Performance t e s t i n g  (Level 6 )  e The major- 
i t y  of t h e  F-8 DFBWprogramming e f f o r t  f a l l s  i n t o  t h e  developmental category,  as 
exemplified by t h e  f l i g h t  con t ro l  coding, input /output  processing,  ground test  
programs, and special rou t ines .  Design changes t h a t  occur la te  i n  t h e  develop- 
ment cyc le  are o f t e n  accorded t h e  Developmental t reatment .  
Program design is a l s o  i n  t h i s  category, a l though t h e r e  have been except ions.  
Erasable  Memory 
Incremental Software Test ing-Incremental  changes r equ i r e  adequate t e s t i n g  
t o  assure t h a t  a l l  paths  i n  t h e  program a f fec t ed  by t h e  change are exerc ised .  
This may n e c e s s i t a t e  designing new tests f o r  s p e c i f i c  code changes. 
t e s t i n g  involves  t i o n  of Unit  t e s t i n g ,  Modular t e s t i n g ,  and I n t e r f a c e  
t e s t i n g .  Since a a1 changes become p a r t  of t h e  program rope, they 
are automatical ly  subjected t o  Level 5 and Level 6 t e s t i n g .  
Incremental  
n a number of incremental  changes i n  F-8 DFBW. I n i t i a l l y ,  
(about 60%) came from t h e  Apollo Lunar  Module Program. 
Many areas of t h e  code requi red  minor incremental  changes t o  meet F-8C requirement, 
Late i n  t h e  development cyc le ,  e s p e c i a l l y  as the  release-for-manufacture d a t e  
approached, changes even t o  f l i g h t  c o n t r o l  code can o f t e n  be t r e a t e d  as incre-  
mental ,  e s p e c i a l l y  i f  s i g n i f i c a n t  Level 4 i n t e r f a c e  t e s t i n g  has a l r eady  been 
completed. 
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Some Erasable  Memory Programs have been c l a s s i f i e d  as Incremental .  In  
one case, two l i n e s  of code w e r e  added t o  an e x i s t i n g  EMP t o  create t h e  one- 
pulse  rudder peda l  deadband. 
These have received minimal Level 4 / 5  t e s t i n g .  
s i g n i f i c a n t  des ign  changes deeply imbedded i n  i n t e r f a c e  o r  systems code: 
b o l i c  shaping of s t i c k  inputs ,  o r  r e s t a r t - t r i g g e r i n g  of BCS downmoding. These 
have received s i g n i f i c a n t  Level 4 / 5  t e s t i n g ,  being developmental i n  na tu re .  
The o the r  case  w a s  a p r e f l i g h t  checkout program, 
Conversely, o t h e r  EMPs involved 
para- 
Special  T e s t i n r T h e r e  are a number of special  tests deserving of mention 
t h a t  e s t a b l i s h  confidence i n  t h e  f l i g h t  sof tware mainly by f a i l i n g  t o  f i n d  a 
f a u l t  r a t h e r  than by exhaust ively proving every p o s s i b i l i i y  . This  approach i s  
i n  genera l  t r u e  when t h e  number of ways t o  e x e r c i s e  t h e  code becomes unwieldy. 
The f a c t  t h a t  i n t e r a c t i o n  between t h e  Executive, i n t e r r u p t  processors ,  and ser- 
v i c e  rou t ines  f a l l s  i n t o  t h i s  category can be  overlooked. 
is restart t e s t i n g  where a l a r g e  number of a r t i f i c i a l l y  generated asynchronous 
t ime-triggered and loca t ion- t r iggered  i n t e r r u p t s  exercise t h e  restart p ro tec t ion  
mechanism. S t r e s s  t e s t i n g  involves  t e s t i n g  ope ra t iona l  sequences under abnormal 
condi t ions .  P o t e n t i a l  anomaly t e s t i n g  at tempts  t o  dup l i ca t e  t h e  event sequences 
which l e d  t o  ques t ionable  behavior on another  hybrid f a c i l i t y .  
occas iona l ly  encounters  unexpected behavior t h a t  i s  usua l ly  a hardware problem, 
but can be a sof tware problem. I f  a problem is  found, d i g i t a l  t e s t i n g  g ives  
conclusive evidence. A l t e rna t ive ly ,  i f  no problem i s  found, a measure of con- 
f idence  is  r e s to red .  
A s p e c i f i c  example 
Hybrid t e s t i n g  
An ' eyebal l ing '  e f f o r t  w a s  performed on t h e  F-8 DBFW assembly j u s t  p r i o r  
t o  release. Experienced Apollo programmers were assigned sec t ions  of t h e  code 
t o  eyeba l l  f o r  e r r o r s ,  based on t h e i r  accumulated experience.  
were uncovered, a l though off-nominal ope ra t iona l  procedures would have been 
needed t o  encounter d i f f i c u l t i e s .  
t o  t h e  e f f o r t  as a worthwhile t a sk .  The absence of any se r ious  e r r o r s ,  and the  
minimal number of e r r o r s  encountered, added t o  t h e  confidence l e v e l  being b u i l t  
by t h e  v e r i f i c a t i o n  process.  
Several  e r r o r s  
The f a c t  t h a t  e r r o r s  w e r e  found gave weight 
Input and Output Discre te  F a i l u r e  Ef fec t s  
A formal f a i l u r e  e f f e c t s  i nves t iga t ion  w a s  conducted l a te  i n  t h e  develop- 
ment cyc le  by CSDL and by o t h e r  systems con t r ac to r s .  
s tud ied  f o r  f a i l -on  and f a i l -o f f  e f f e c t s .  Engineering a n a l y s i s  w a s  t h e  primary 
i n v e s t i g a t i v e  t o o l ,  but  simulated f a i l u r e s  w e r e  u t i l i z e d  whenever pilot-in-loop 
problems w e r e  expected. To t h i s  end, a special vers ion  of t h e  mainline program 
w a s  c rea ted  f o r  t h e  I ron  Bird and w a s  given t h e  c a p a b i l i t y  t o  f a i l  any s e l e c t e d  
input /output  d i s c r e t e  i n  the  o f f - s t a t e  o r  on-state .  
during I ron  Bird p i l o t e d  s imula t ions  by a test engineer a t  t h e  DSKY. The capa- 
b i l i t y  enabled p i l o t  t r a i n i n g  i n  recogni t ion  and recovery procedures. 
A l l  i n t e r f a c e s  w e r e  
F a i l u r e s  were introduced 
An important conclusion, of t h e  f a i l u r e  a n a l y s i s  i s  t h a t  such s t u d i e s  
should be i n i t i a t e d  e a r l y  i n  t h e  prel iminary design phase so  t h a t  f a i l u r e  e f f e c t s  
can be recognized and avoided by c a r e f u l  des ign  of hardware, sof tware,  and 
in t e r f aces .  Ear ly  recogni t ion  l eads  t o  design changes t h a t  o f t e n  can be incor- 
porated a t  no a d d i t i o n a l  cos t ,  whereas late recogni t ion  can be q u i t e  expensive. 
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Erasable  Memory Programs 
The concept of an Erasable  Memory Program only has  app l i ca t ion  i n  r e fe r -  
ence t o  a f ixed  memory computer when t h e  c a p a b i l i t y  t o  manufacture a new f ixed  
memory i s  no longer  ava i l ab le ,  Cer ta in ly ,  as long as t h e  c a p a b i l i t y  does e x i s t ,  
t h e  redesign of a por t ion  of t h e  program o r  t h e  inc lus ion  of a new por t ion  poses 
no p a r t i c u l a r  problem even i n  a r e l a t i v e l y  mature program., I n  F-8 DFBW f o r  ex- 
ample, t he  r e s u l t  of e a r l y  I ron  Bird s imula t ions  uncovered a hardware i n t e r f a c e  
problem i n  t h a t  t h e  anti-dropout f i l t e r  i n  t h e  CDU e r r o r  counters  i n t e r f e r e d  
with restart recovery.  Since t h e  software w a s  s t i l l  under development, a 
s t ra ight forward  redesign of t h e  restart recovery rou t ine  w a s  undertaken, in-  
c luding redevelopment and v e r i f i c a t i o n .  On t h e  o ther  hand, when t h e  a b i l i t y  
t o  remanufacture t h e  rope memory i s  gone, i t  is necessary t o  r e s o r t  t o  an art i-  
f i c e ,  l i k e  e r a s a b l e  memory programming, i f  any change is t o  be incorporated i n t o  
t h e  program flow. I f ,  however, one i s  dea l ing  wi th  a programmable memory com- 
pu te r ,  then pos t - re lease  sof tware changes are t r e a t e d  t h e  same as p r e r e l e a s e  
sof tware changes. 
example t h a t  s u f f i c i e n t  cause f o r  software changes can and w i l l  arise a f t e r  
program release, and t o  desc r ibe  t h e  F-8 DFBW experience. 
The purpose of t h i s  s e c t i o n  on EMPs then  i s  t o  i l l u s t r a t e  by 
Some of t h e  late Stage 3 I ron  Bird d i scove r i e s  w e r e  no t  compatible with 
sof tware development schedules,  bound as they w e r e  by t h e  a n t i c i p a t e d  shutdown 
of t h e  core-rope manufacturing f a c i l i t i e s .  
major hardware changes were requi red  in s t ead .  For example, p i l o t e d  s imulat ions 
i n  e a r l y  1972 ind ica t ed  pi lot-response problems with c e r t a i n  computer f a i l u r e s .  
The work-around concept w a s  s t ra ight forward  and a sof tware change could have 
been made, except t h a t  the  DFCS w a s  no longer  software; core-rope manufacture 
w a s  under way. Fortunately,  an Erasable Memory Program (EMP-001, Restart 
Downmoding t o  BCS) could do t h e  job,  so remanufacture w a s  n o t  necessary.  How- 
ever ,  t h e  design and e s p e c i a l l y  t h e  v e r i f i c a t i o n  t a sks  w e r e  much tougher f o r  
t he  EMP than they  would have been f o r  t h e  fixed-memory equiva len t ,  a charac te r -  
i s t i c  of most e r a sab le  memory programming. Nevertheless,  t h e  f l e x i b i l i t y  pro- 
vided by last-minute software changes r ep resen t s  a major s e l l i n g  po in t  f o r  
d i g i t a l  f l i g h t  con t ro l .  
Erasable  memory programming and 
Design changes t o  minimize the  e f f e c t s  of s t i c k / p e d a l  input  quant iza t ion  
were not  formalized u n t i l  a f t e r  t h e  f i r s t  f l i g h t .  Hardware changes had been 
made earlier, p r i o r  t o  core-rope manufacture, bu t  t hese  proved t o  be  inadequate.  
Again, an Erasable  Memory Program (EMP-004, Parabol ic  S t i c k  Shaping) provided 
an acceptab le  approach, but  t h e  fixed-memory equiva len t  would have been easier 
t o  design,  develop, and v e r i f y .  Also, t h e  DFCS computational burden would have 
been lower wi th  t h e  equiva len t  f ixed  memory code, and ope ra t iona l  a s p e c t s  would 
have been s impler .  
Problems do not  always show up during t h e  systems a n a l y s i s  and prel iminary 
design phases, no matter how d e t a i l e d  t h e  a c t i v i t y ,  bu t  i n s t ead  crop up during 
t h e  hardware i n t e g r a t i o n  phase,  o r  even worse, conceal t h e i r  i d e n t i t y  u n t i l  t he  
f l i g h t  test phase. F-8C,during high-q f l i g h t  f o r  example, encountered a s ingle-  
pu lse  n u l l  s h i f t  i n  t he  output  from the  pedal  LVDT, which suppl ies  t h e  rudder 
p i l o t  commands t o  t h e  DFCS. The phenomenon apparent ly  has  something t o  do with 
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airframe d i s t o r t i o n  a t  high-q f l i g h t  cond i t ions ,  
Simulator nor prel iminary a n a l y s i s  models could i n d i c a t e  such a phenomenon. 
t h i s  case, t h e  hardware problem of rudder b i a s  s h i f t  w a s  e l iminated by sof tware,  
by i n s e r t i n g  a one-pulse deadband (EMP-007, Single-pulse Pedal  Deadband), There 
i s  a real motivation f o r  a f l i g h t  test phase, however b r i e f ,  between t h e  proto- 
type and production software.  
Neither t h e  Stage 3 I r o n  Bird 
I n  
CONCLUDING REMARKS 
The F-8 DFBWis anexperimental  d i g i t a l  fly-by-wire t e s t b e d  f l i g h t  c o n t r o l  
system, implemented w i t h  Apollo off-the-shelf hardware. E x i s t i n g  off-the-shelf 
software and sof tware c o n t r o l  techniques were d i c t a t e d  by hardware as w e l l  as 
manufacturing schedule l i m i t a t i o n s .  Software des ign  was bottom-up. Time- 
e f f i c i e n t  code w a s  important because of LGC speed. (Some of t h e  techniques 
discussed would n o t  be app l i cab le  f o r  a modern, f a s t e r ,  a l l  c o r e  computer.) 
Despite t h e  LGC f i x e d  memory, post-manufacturing design changes t o  the  Specif ica-  
t i o n  were poss ib l e  through Erasable  Memory Programs. Proof of t h e  b e n e f i t s  t h a t  
accrue from good sof tware c o n t r o l  and from c a r e f u l  and thorough v e r i f i c a t i o n  
t e s t i n g  is evidenced by t h e  F-8 DFBW f l i g h t t e s t  program r e s u l t s :  I n  a year  and 
a h a l f ,  42 f l i g h t s ,  t o t a l i n g  58 hours of f l i g h t  t i m e ,  were made success fu l ly  
without any DFCS i n f l i g h t  software f a i l u r e s  o r  performance s u r p r i s e s .  
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TABLE 1 
APOLLO HARDWARE USED IN F-8 DFBW 
LGC - LM Guidance Computer (approximately 2k of erasable and 36k of 
programmable fixed core-rope memory; programmable hardware- 
interrupt and software-executive systems; hardware restart 
logic, etc.). 
DSKY - (LM) Display and Keyboard (three 5-digit-plus-sign display 
windows; miscellaneous warning lights; keyboard including 0 
through 9, +, -, PRO (proceed), ENTR, CLR (clear), VERB, NOUN, 
etc; the DSKY is the computer/astronaut or computer/ground 
crew interface; I 
IMU - Inertial Measurement Unit (a three-gimballed gyroscopically- 
stabilized platform for the PIPA accelerometers; gimbal angle 
resolver and PIPA signals ultimately interface with the LGC; 
several platform alignment techniques are under LGC software 
control). 
CDU - Coupling Data Unit (for analog-to-digital conversion of IMU 
gimbal angle indications; for digital-to-analog conversion 
of LGC computer outputs; for control of IMU moding; includes 
failure detection; used to derive body axis angular rates). 
PIPA - Pulsed Integrating Pendulous Accelerometer (three mutually- 
perpendicular contact-acceleration-sensing and incremental- 
velocity-indicating devices located on the IMU stable member, 
with a direct LGC interface; used to derive body axis normal 
and lateral acceleration). 
PSA - Power and Servo Assembly (power supplies, amplifiers, etc., 
for inertial subsystem). 
PTA - Pulse Torque Assembly (input/output processing for inertial 
subsystem). 
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TABLE 2 
HARDWARE UNIQUE TO F-8 DFBW 
MAPP - Mode and Power Panel  (computer and I M U  power c o n t r o l ,  auto- 
p i l o t  gain and mode s e l e c t / i n d i c a t o r s ,  warning i n d i c a t o r s  
etc. 
IFB - I n t e r f a c e  Box ( junc t ion  box containing an Apollo DAC s t i c k /  
peda l  comparators, s p e c i a l  a m p l i f i e r s ,  e t c . ) .  
BCS - Backup Control System (triply-redundant s t i c k / p e d a l  t o  aero- 
s u r f a c e  open-loop con t ro l ,  w i th  t r i m ,  hydrologic comparator; 
cross-channel comparator; e t c . ) .  
DLC/IFR - Downlink Conver t e r / In f l igh t  Recorder (100 word-pair l i s t  
every 2 seconds on a 20ms i n t e r r u p t ;  recording on FM t ape  
f o r  pos t - f l i gh t  processing/review).  
GSE - Ground Support Equipment ( t h e  Apollo Program Analyzer Console 
(PAC) f o r  s imulat ing LGC hard-wire rope memory; the Uplink 
Converter (ULC) f o r  p r e f l i g h t  e r a sab le  loading and f o r  DSKY- 
type program c o n t r o l  v i a  t ape ;  t h e  Ground Test Cart containing 
dawnlink converter/ground r eco rde r ,  miscellaneous switches 
and i n d i c a t o r s ;  e t c . ) .  
SPCC - Servo Pressure Control Console (PRI s e l e c t / i n d i c a t o r s  f o r  
each axis; se rvo  pressure switches and i n d i c a t o r s  f o r  each 
BCS servo-valve and f o r  PCS servo-valve p a i r s ;  each switch 
has  t h r e e  p o s i t i o n s :  OFF which d i s a b l e s  t h a t  valve,  AUTO 
which enables t h a t  valve,  and MAN which ove r r ides  any auto- 
matic moding and locks t h a t  va lve  i n t o  t h e  a c t i v e  s ta te ) .  
ccs - Coolant Control System (coolant  f o r  IMU, computer, e t c . ) .  
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TABLE 3 
F-8 DFBW FIXED-MEMORY ALLOCATION 
F-8 DFBW Flight Control System (total) 
Body Rate/Acceleration Feedback 
Generalized Feedback Filters 
Pilot Stick/Pedal Processing 
Control Loop Equations 
Channel Monitor Routine 
Gain/Mode Change Routine 
Initialization/Restarts/Miscellaneous 
Ground Test Programs/Extended Verbs 
Self Test/Check 
Fresh Start/Restart/V37/etca 
Display Interfaces/Pinball/etc. 
Interpreter/Executive/Waitlist/Downlink/Uplink/etc. 
IMU Alignment, Compensation, and Tests/T4RUPT 
TOTAL F-8 DFBW FIXED-MEMORY USED 
TOTAL LGC FIXED-MEMORY (36 FBANKS AT 1024) 
5586 
320 
1930 
168 
1178 
52 3 
985 
482 
768 
1436 
85 3 
3578 
3830 
3263 
19314 
36864 
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TABLE 4 
F-8 DFBW EMSABLE-MEMORY ALLOCATION 
Preflight Erasable Load (total) 
F-8 DFBW Flight Control System 
IMU Compensation/Alignment 
Erasable Downlink List 
Erasable Memory Programming (EMP-001,4,7) 
F-8 DFBW Flight Control System Working Registers 
Extended VerbslGround Test Prog/Miscellaneous 
Self Test/Check 
IMU Alignment/Perf Test/Ops Test 
Uplink/Downlink 
Display Interf aces/Pinball/etc. 
Executive/Waitlist/Service/Centrals/etc. 
TOTAL F-8 DFBW ERASABLE-MEMORY USED 
TOTAL LGC ERASABLE-YBMORY (8  EBANKS AT 256) 
389 
169 
33 
100 
87 
321 
50 
26 3 
17 
32 
56 
468 
1596 
2048 
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DLCl IFR IFB 
Tel ern et ry DSKY 
BC S 
GSE Interfaces 
Fig, 1, F-8C DFBW Aircraft and Hardware 
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SIMULATOR INPUT 
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Fig. .7. Simulator System Schematic 
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